Martin Winter martin.winter@icg.tugraz.at University of Technology, Graz Graz, Austria

Mathias Parger mathias.parger@icg.tugraz.at University of Technology, Graz Graz, Austria

#### ABSTRACT

Dynamic memory allocation on a single instruction, multiple threads architecture, like the Graphics Processing Unit (GPU), is challenging and implementation guidelines caution against it. Data structures must rise to the challenge of thousands of concurrently active threads trying to allocate memory. Efficient *queueing* structures have been used in the past to allow for simple allocation and reuse of memory directly on the GPU but do not scale well to different allocation sizes, as each requires its own queue.

In this work, we propose Ouroboros, a virtualized queueing structure, managing dynamically allocatable data chunks, whilst being built on top of these same chunks. Data chunks are interpreted on-the-fly either as building blocks for the virtualized queues or as paged user data. Re-usable user memory is managed in one of two ways, either as individual pages or as chunks containing pages. The queueing structures grow and shrink dynamically, only currently needed queue chunks are held in memory and freed up queue chunks can be reused within the system. Thus, we retain the performance benefits of an efficient, static queue design while keeping the memory requirements low. Performance evaluation on an NVIDIA TITAN V with the native device memory allocator in CUDA 10.1 shows speed-ups between 11× and 412×, with an average of 118×. For real-world testing, we integrate our allocator into faimGraph, a dynamic graph framework with proprietary memory management. Throughout all memory-intensive operations, such as graph initialization and edge updates, our allocator shows similar to improved performance. Additionally, we show improved algorithmic performance on PageRank and Static Triangle Counting.

Overall, our memory allocator can be efficiently initialized, allows for high-throughput allocation and offers, with its per-thread allocation model, a drop-in replacement for comparable dynamic memory allocators.

ICS '20, June 29- July 02, 2020, Barcelona, Spain

© 2020 Copyright held by the owner/author(s). Publication rights licensed to ACM. ACM ISBN 978-1-4503-7983-0/20/06...\$15.00 https://doi.org/10.1145/3392717.3392742 Daniel Mlakar daniel.mlakar@icg.tugraz.at University of Technology, Graz Graz, Austria

Markus Steinberger steinberger@icg.tugraz.at University of Technology, Graz Graz, Austria

# **CCS CONCEPTS**

• Computing methodologies → Massively parallel algorithms; Self-organization. KEYWORDS

dynamic memory allocation, GPU, resource management, dynamic graphs, queueing

#### **ACM Reference Format:**

Martin Winter, Daniel Mlakar, Mathias Parger, and Markus Steinberger. 2020. *Ouroboros*: Virtualized Queues for Dynamic Memory Management on GPUs. In 2020 International Conference on Supercomputing (ICS '20), June 29-July 2, 2020, Barcelona, Spain. ACM, New York, NY, USA, 12 pages. https://doi.org/10.1145/3392717.3392742

# **1** INTRODUCTION

Many algorithms are challenging to port to the Graphics Processing Unit (GPU) due to their dynamic nature. Various approaches try to deal with unpredictable, dynamic execution requirements and varying parallelism. Inherent to those—but also present in many applications with fixed parallelism—are dynamic memory requirements. Basic solutions typically solve this problem by either over-allocating memory or performing expensive precomputations to estimate memory requirements. Such workarounds are not necessary for CPU computing, as dynamic memory allocation can be done efficiently, since the number of concurrently active threads rarely exceeds the double digit zone. However, on massively parallel architectures, like the GPU, thousands of concurrently active threads may access and reallocate resources.

Existing dynamic memory solutions are either limited in scope, *e.g.*, they focus on single allocation sizes, or use data structures not well suited for concurrent manipulation. Implementation guidelines typically advise against the use of dynamic memory on the GPU. But not all applications lend themselves to precomputation of resource requirements or can be run with CPU interference to use the CPU for memory allocation. The combination of thousands of active GPU threads with the requirement to keep memory fragmentation low and avoid CPU round-trips poses a significant challenge.

Various approaches have been proposed to keep track of a large number of dynamic objects concurrently. The two prevalent methods to keep track of large numbers of dynamic objects are *linkedlists* and *arrays*. *Linked-list-based* approaches require each of the dynamic objects to offer at least a *next pointer* for traversal. As

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

any number of objects can be linked, linked-lists are only limited by the available memory. However, especially on the GPU, linkedlists come with many disadvantages. First, update operations on a linked-list are inherently sequential, hence modifications with thousands of threads come with a significant slow-down. Second, the mandatory *next pointer* incurs a large overhead when managing small objects. Third, accessing linked-lists causes scattered memory accesses, deteriorating cache usage on the GPU.

*Array-based* methods, on the other hand, are—due to their static size—inherently limited by the number of objects they can manage. They provide efficient access to individual items and entail no perobject memory overhead. Furthermore, only currently re-usable objects store an identifier in the array. Compared to *linked-list-based* methods, *array-based* methods offer vastly greater parallel access capabilities and potentially increased performance. Many applications require support for *dynamic work generation*, often with a large variance or even unpredictable number of objects, which requires significant overallocation of the arrays. Even if the maximum required size for a specific input can be precomputed, it may be reached for just a fraction of the applications runtime, leading to overall underutilization of the available memory.

To address the aforementioned problems, we introduce *Ouroboros*: a new, dynamic memory management system for GPUs, based on novel, virtualized queues. We start with an array-based queue for memory reuse of a single, configurable page size. We extend this concept to support multiple, different page sizes by introducing chunks. Chunks are broken up into pages, managed by one arraybased queue per page size. To reduce the memory overhead, we virtualize the array-based queues, retaining their performance benefits over linked-list based methods.

We make the following contributions:

- To allow for differently sized allocations, we extend a simple, array-based memory manager [22]. Splitting memory into equally-sized chunks that themselves can be subdivided into all desired page sizes, we store re-usable pages and chunks in queues. Bulk allocations of pages are handled using an optimized synchronization primitive [5].
- We propose two virtualized queues, storing the array-based queues themselves on memory chunks. Both can either manage page indices directly for maximum allocation performance or use chunk indices (of chunks with free pages) and reduce memory requirements further:
  - Our *array-hierarchy, virtualized queue* retains a small chunk pointer array, as a hierarchy level over the actual queue, significantly reducing the memory overhead while retaining most of the performance benefits.
  - Our *linked-chunk*, *virtualized queue* removes the base data structure all together in favor of pointers to the beginning and end of the virtual queue.
- We integrate *Ouroboros* into *faimGraph* [22] to create *Ouro-Graph*, demonstrating the applicability and benefits of our allocator in a real application scenario.

Compared to the library-provided *CUDA Allocator*, *Ouroboros* achieves speed-ups between 11× and 412×. Evaluating fragmentation, *Ouroboros* achieves more efficient utilization compared to *Halloc* [1], *ScatterAlloc* [19] as well as the *CUDA Allocator*.

Compared to *faimGraph* [22], we reduce memory requirements on average by  $23 \times$  and show improved initialization and algorithmic performance while retaining comparable update performance.

#### 2 RELATED WORK

Most related to our efforts are other dynamic memory allocators and queues designed for the GPU.

# 2.1 Allocators

NVIDIA included dynamic memory allocation on the GPU with their Fermi architecture in 2009 [14], OpenCL [8] does not provide an allocator in the language. However, the CUDA allocator is often regarded as slow and unreliable [10, 19], indicating that dynamic allocation is difficult on the GPU. The first published dynamic allocators for the GPU were XMalloc [10] and ScatterAlloc [19]. The former builds on lock-free FIFO queues that hold chunks and bins of predefined sizes, which can be subdivided further to fulfill smaller requests. Operations over memory blocks require locks. The latter is built over a fixed size ring buffer of pages and uses bitmaps to perform allocations on those pages. Hashing is used to scatter requests to different pages to reduce congestion.

Following these early allocators, FDGMalloc [21] is similar to XMalloc, but combines allocations within a warp in a non-standard interface. Halloc [1] subdivides its fixed-size memory pool into chunks during initialization and stores them in per bin-size lists. Memory management essentially moves data between lists, large allocations are relayed to the CUDA allocator. Finally, aiming for low register usage, simple allocation strategies that may lead to higher fragmentations can be used [20]. Only recently, dynamic GPU memory management has again received attention, as novel GPU hardware guarantees support for blocking algorithms. This enables the use of bulk semaphores to reduce interfering concurrent operation during allocation [5].

While the variety among allocation strategies is high, all allocators rely on either lists or queues to manage resources. In general, those are used per chunk size and thus instantiated many times.

#### 2.2 Queues

Efficient parallel queue management is a long standing research topic. For example, a parallel array-based queue similar to current GPU designs has been proposed by Gottlieb [6] in 1983. Parallel CPU-designs have long focused on non-blocking linked-lists, including the famous Michael-Scott queue [13] and the Shann-Huang-Chen queue [4]. With larger parallelism, the ordering between elements enqueued concurrently is practically irrelevant, which can be exploited by putting elements into the same bucket [9].

Specialized GPU queue designs are scarce. Task-based GPU runtime systems have used proprietary solutions, mixing linked-lists and array-based queues [17, 18]. Scogland and Feng proposed a blocking array-based GPU queue [15]. Unfortunately, their queue blocks on empty states making it impracticable for memory allocation. The BrokerQueue [11] removes these blocking states by pairing concurrent enqueues and dequeues. Blocking only happens to ensure ordering between pairs. While link-based queues also work on the GPU, their performance is multiple orders of magnitude lower than array-based designs [11].

ICS '20, June 29- July 02, 2020, Barcelona, Spain

While array-based queues are thus preferable, all previous designs use a fixed size ring-buffer for efficient access. In conjunction with per bin size queueing and unpredictable memory allocation requirements, statically-sized, array-based queues lose their attractiveness for dynamic memory allocation as they significantly increase memory requirements. With *Ouroboros*, we combine the best of both strategies. It is as efficient as an array-based queue, but is completely built on dynamic memory.

## **3 BUILDING BLOCKS AND BACKGROUND**

In the following, we discuss the building blocks essential to *Ouroboros* and their relevance to the system.



Figure 1: One large memory allocation is split into equallysized chunks, which are interpreted as *ChunkIndex-Chunk* (referenced as whole chunk for reuse), *PageIndex-Chunk* (referenced per page) or as *Queue-Chunk* (holds chunk/page indices). The beginning holds the memory manager itself and the memory right after can be linearly addressed by an application. The end holds the base structure for potentially many queues for chunk/page reuse.

#### 3.1 Memory Management

Dynamic memory management on the GPU presents a number of challenges: (1) The high number of concurrently active threads on a modern GPU can result in an equally high number of concurrent allocation/deallocation requests. On modern GPUs, this can be as high as 172 k simultaneously active threads (on the NVIDIA GV100 architecture). (2) Data structures and access primitives have to be able to deal with such pressure. (3) Since memory is a scarce resource in the context of GPUs, memory must be used efficiently. (4) The system should not force a processing model on the user, but allow single threads to allocate new memory.

Similar to other allocators (including *CUDA Allocator*), *Ouroboros* starts by allocating a block of memory to be managed on the GPU. The size of this block can be set heuristically or can be provided by the user. Should the given allocation be too small, the system has the option to automatically re-initialize in a larger area of memory. All allocation requests are handled directly on the GPU, avoiding costly round-trips to the CPU. A *memory manager* keeps track of all available resources and offers standard *malloc* and *free* functionality for individual threads.

The designated dynamic memory is subdivided into equallysized *chunks*, which can be allocated from the *memory manager* in *O*(1). The size of these *chunks* can be matched to the specific application (standard size is 8 KiB). This determines the maximum allocation size of the base instance of *Ouroboros*. To service larger allocations, multiple instances of *Ouroboros* with multiples of the base *chunk* size can be combined. Alternatively, a second allocator, like *CUDA Allocator*, can be used or *Ouroboros*'s chunks could be integrated into the page-table system (by a vendor).

#### 3.2 Chunks

The dynamic memory region used by the *memory manager* is split into equally-sized *chunks* of memory (larger instances use multiples of this chunk size). Chunks are addressed by an integer index, enabling efficient re-initialization in a different memory space. Each chunk consists of a small region for *meta data* (padded to multiples of 128 B) and a large region to hold data (both specific to the actual use case). Chunks are used in three different ways, as shown in Figure 1:

- ChunkIndex-Chunk stores user data on pages, if pages become free on this chunk, the chunk index is placed in a queue, a *bit-field* is used to manage the allocations on the chunk. A chunk can be allocated to a different page size or different chunk type if completely freed.
- PageIndex-Chunk stores user data on pages. Page indices are directly stored in *queues* for reuse. It retains a specific page size once set.
- Queue-Chunk is used as index storage for virtualized queues, storing queue data. It can also be allocated to a different use case once empty.

*Chunks* used for user data are split into equally-sized *pages*. The largest page size is limited by the chunk size, whereas each split halves the page size. The number of differently-sized pages determines the number of *queues* required for potential reuse of pages, *e.g.*, a chunk size of 8 KiB and ten queues allow for allocations in the range of 16 B–8192 B within one instance of *Ouroboros*. To

ICS '20, June 29- July 02, 2020, Barcelona, Spain

Martin Winter, Daniel Mlakar, Mathias Parger, and Markus Steinberger

Alge	orithm 1: Basic enqueue and dequeue functionality
1 F	<b>Function</b> enqueue( <i>index</i> )
2	<pre>if atomicAdd(fill_count, 1) &gt; size then</pre>
3	<pre>atomicSub(fill_count, 1)</pre>
4	return
5	$pos \leftarrow \texttt{atomicAdd}(back, 1) \mod size$
6	while atomicCAS( $q[pos]$ , del, index) $\neq$ del do
7	sleep()
8 F	Function dequeue(index&)
9	if atomicSub(fill_count, 1) $\leq 0$ then
10	<pre>atomicAdd(fill_count, 1)</pre>
11	return
12	$pos \leftarrow \texttt{atomicAdd}(front, 1) \mod size$
13	while $index \leftarrow atomicExch(q[pos], del) = del do$
14	sleep()
	—

reduce fragmentation, previously allocated, now empty chunks are held in an index queue, which allows the memory manager to efficiently reuse empty chunks before allocating new chunks.

## 3.3 Queues

We utilize an *array-based* method for memory reclamation in form of an *index queue*. Queues are not only used for memory reuse, but also to reuse other dynamic objects, which includes *QueueChunks*. Algorithm 1 demonstrates the basic *enqueue* and *dequeue* functionality of the queues.

Both first test the *fill\_count* to check the viability of the operation (*dequeue* failing is a common occurrence). Then, both use *atomic functions* to either write or read a queue value. The queues are initialized at the start-up of the system to contain *deletion markers*. This ensures that concurrent enqueues and dequeues are possible. The checks in line 6 and 13 are required, since *enqueue* might want to write to a spot, which was already advertised as free by a *dequeue* operation, but the value has not been read yet. This is being safeguarded against using an *atomic Compare-And-Swap* (*atomicCAS*) operation with the deletion marker. On the other hand, a *dequeue* operation might want to read a value that has been advertised as present by an *enqueue* operation, but the write is not yet visible in global memory.

# 3.4 Access primitive

In order to regulate access to enqueues/dequeues, we use an *access primitive* that keeps track of the total number of pages in the queue and can be used to drop the *fill\_count*. As access primitive we use a *bulk semaphore* [5]. It enables a scalable, two-stage resource management system, which is based on three counters:

- count (C): Pages currently available
- expected (E): Pages expected to become available
- reserved (R): Pages reserved by waiting threads

It improves upon a simpler *counting semaphore*, which automates the process of delegating which threads actually allocate a larger resource to deal out shares to other waiting threads, by interleaving the allocations more efficiently. The *expected availability* is defined

Algorithm	2:	Access	primitive	functions
Algorithin	2:	Access	Drimmuve	Tunctions

1 F	unction Sem::wait(N, #pages, allocChunk())
2	atomic
3	if $Sem.C \ge N$ then
4	$Sem.C \leftarrow Sem.C - N$
5	return
6	$Sem.C \leftarrow Sem.C + N$
7	while <i>True</i> do
8	atomic
9	if $Sem.C + Sem.E - Sem.R < N$ then
10	$Sem.E \leftarrow Sem.E + \# pages$
11	allocChunk()
12	else if $Sem.C \ge N$ then
13	$Sem.C \leftarrow Sem.C - N$
14	return
15	else
16	$ext{Sem.R} \leftarrow Sem.R + N$
17	while $Sem.C < N$ and $Sem.R < (Sem.C + Sem.E)$ do
18	sleep
19	atomic
20	$Sem.R \leftarrow Sem.R - N$
21 F	unction Sem::signal(N, #pages)
22	atomic
23	$Sem.C \leftarrow Sem.C + N$
24	$ext{Sem.E} \leftarrow Sem.E - \# pages$

as the value after all *expected* pages have been added to the *existing* pages and all *reserved* pages have been subtracted. Based on this value, each thread determines if it can fulfill its allocation request, if it has to allocate a new *chunk* of pages first or if it can reserve a page on a chunk that is currently being allocated. The bulk semaphore implements two functions, outlined in Algorithm 2:

- wait(N, #pages, allocFunc()): try to allocate N pages. If expected availability is < N, allocate a new chunk with #pages pages using allocFunc(). If the current count is large enough, decrement and continue. Otherwise increase the reserved value and wait for the resources to be allocated.</li>
- signal(N, #pages): free up N pages by increasing count, if #pages > 0 reduce expected by #pages.

Our implementation packs all three counters into one 64 bit value, resulting in 21 bits per counter. Simple manipulation of counters (as in lines 2, 19 and 22) can be done with one single atomic operation. Only lines 8 to 16 in Algorithm 2 are implemented using an *atomicCAS* operation, since different comparisons and assignments have to be performed atomically. To this end, the value is read from memory, its internal counters are checked and modified accordingly and the atomic operation is used to compare the value in memory to the previously read value. Only if they match (no change has happened), the new value is written to global memory, otherwise the operations are repeated with the new value.

## **4 QUEUES FOR MEMORY MANAGEMENT**

The most basic tool for memory management are efficient *index queues* [11, 22]. These are usually implemented as *array-based* queues, operating on top of a ring buffer. Concurrent access and efficient queries for empty states are realized using a *front* and *back* pointer as well as a *fill count*. While these queues can efficiently manage indivisible objects, they are unsuitable for handling chunks split into pages. Furthermore, they do not provide an efficient mechanism to allocate new pages/chunks once the queue is empty. We propose two different evolutions of this queue, utilizing the *bulk semaphore* for efficient allocation. This design reduces fragmentation, as previously deallocated memory is used before new memory is allocated by the memory manager. An instance of *Ouroboros* can be configured with queues managing either pages or chunks (containing available pages). One instance manages one or the other, but *Ouroboros* can combine multiple instances with different items.

# 4.1 Queues managing pages

This queue type is the most straightforward evolution of the *index queue*, as it also stores page indices directly. The fill counter is replaced by a *bulk semaphore* to allow for efficient allocation of pages. This queue offers O(1) allocation (dequeue from the queue), as long as the queue still holds free pages, and O(1) deallocation (enqueue into the queue), as long as the queue is not full. Once the queue is empty, the *bulk semaphore* allows for efficient and interleaved allocation of new pages from chunks. Algorithm 3 lists the high-level steps needed for page allocation and deallocation. In the allocation stage, a thread first interacts with the *bulk semaphore*, calling *wait*() (line 11) with the option to allocate a new chunk of pages (*allocChunk*() in line 1). If a thread is designated to allocate new pages are added to the queue. If a page is available (indicated by the *bulk semaphore*), the corresponding position is

Algo	orithm 3: Allocate / Free page with the page-based queue					
1 F	unction allocChunk(memory_manager, #pages)					
2	<pre>if sem.signal(#pages, #pages) &lt; #spots then</pre>					
3	<pre>memory_manager.allocChunk(index)</pre>					
4	$pos \leftarrow atomicAdd(back, #pages)$					
5	foreach page in chunk do					
6	$index \leftarrow createIndex(chunk, page)$					
7	while atomicCAS( $q[pos]$ , del, index) $\neq$ del do					
8	sleep()					
9	$pos \leftarrow (pos + 1) \mod size$					
10 F	unction allocPage(memory_manager, index&)					
11	<pre>sem.wait(1, #pages, allocChunk)</pre>					
12	$pos \leftarrow atomicAdd(front, 1) \mod size$					
13	while $(index \leftarrow atomicExch(q[pos], del)) = del do$					
14	sleep()					
15	<pre>return memory_manager.getPage(index)</pre>					
16 F	unction freePage(index)					
17	if sem.signal $(1, 0) < #spots$ then					
18	q.enqueue(index)					

determined and the page index read, as detailed in Section 3.3. Deallocation works exactly as *dequeue()* described in Algorithm 1, replacing the *fill\_count* with a *bulk semaphore*.

This design excels in terms of allocation speed, but bears some disadvantages. One drawback is limited chunk re-usability. Once assigned to a page size, a chunk cannot be assigned to a different page size or chunk type. Even if all pages of a chunk are free and thus currently in the queue, chunk reuse would require removing all its page indices from the queue. Additionally, each free page occupies an entry in the queue. Thus, potentially larger queue sizes are required. Consequently, the allocation from the chunk pool takes more time, as all pages are added to the queue by one thread.

## 4.2 Queues managing chunks

One way to overcome the aforementioned issues is to store *indices of chunks* with free pages directly in the queue. No matter if one or all pages are free on a chunk, it always occupies just a single queue spot. On average, this reduces the required queue size substantially. In the worst case, if only a single free page is left on each chunk, it needs

Alg	orithm 4: Allocate / Free page with the chunk-based queue					
1 F	<pre>1 Function allocChunk(memory_manager, #pages)</pre>					
2	<pre>memory_manager.allocChunk(index)</pre>					
3	q.enqueue(index)					
4	sem.signal(#pages, #pages)					
5 F	5 Function allocPage(memory_manager, index&)					
6	<pre>sem.wait(1, #pages, allocChunk)</pre>					
7	$pos \leftarrow front \mod size$					
8	while True do					
9	$chunk\_index \leftarrow q[pos]$					
10	if $chunk_index \neq del$ then					
11	$chunk \leftarrow getChunk(chunk_index)$					
12	$mode \leftarrow chunk.allocPage(index)$					
13	if mode = SUCCESS then					
14	break					
15	else if <i>mode</i> = <i>RE_ENQUEUE</i> then					
16	q.enqueue( <i>chunk_index</i> )					
17	break					
18	else if mode = DEQUEUE then					
19	atomicMax(front, pos + 1)					
20	atomicExch(q[pos], del)					
21	atomicSub(count, 1)					
22	break					
23	$pos \leftarrow pos + 1 \mod size$					
24	<pre>return memory_manager.getPage(index)</pre>					
25 F	Sunction freePage(index)					
26	$chunk \leftarrow getChunk(index.chunk)$					
27	$mode \leftarrow chunk.freePage(index)$					
28	<b>if</b> mode = FIRST_FREE <b>then</b>					
29	q.enqueue(index.chunk)					
30	else if mode = DEQUEUE then					
31	atomicExch(q[chunk.queue_pos mod size], del)					
32	<i>chunkQueue</i> .enqueue( <i>index.chunk</i> )					
33	sem.signal(1,0)					

Algorithm 5: Allocate page from chunk

1 Fu	unction Chunk::allocPage(index)
2	while $curr\_count \leftarrow atomicSub(count, 1) \le 0$ do
3	<b>if</b> <i>curr_count</i> ← atomicAdd( <i>count</i> , 1) < 0 <b>then</b>
4	return CONTINUE_TRAVERSAL
5	else if curr_count = 0 then
6	$mode \leftarrow RE\_ENQUEUE$
7	if curr_count = 1 then
8	<b>if</b> <i>mode</i> = <i>RE_ENQUEUE</i> <b>then</b>
9	$mode \leftarrow SUCCESS$
10	else
11	$\  \  \  \  \  \  \  \  \  \  \  \  \  $
12	else
13	if $mode \neq RE\_ENQUEUE$ then
14	$\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
15	$mIndex \leftarrow 0$
16	while <i>True</i> do
17	mask = bitmask[mIndex]
18	<pre>while lowestbitset ← findFirstSet(mask) do</pre>
19	$bits \leftarrow createPattern(lowestbitset)$
20	$mask \leftarrow atomicAnd(mask[mIndex, bits])$
21	<pre>if checkBitSet(mask, lowestbitset) then</pre>
22	<b>return</b> mode
23	$\prod_{mIndex} \leftarrow (mIndex + 1) \mod maskSize$
	—

as much space as the page index queue. Furthermore, allocation of a new chunk results in a single enqueue into the queue instead of one per page. Contrary to the aforementioned queue, both the fill counter and the *bulk semaphore* are used. The fill counter reflects the number of chunks in the queue while the *bulk semaphore* keeps track of the total number of free pages on those chunks. The allocation procedures, shown in Algorithm 4, differ from the previous, simpler approach.

Allocation follows a two-stage approach. First, the semaphore is queried as before, but this call only guarantees a successful allocation. To locate the actual page, the current front pointer is loaded and the chunk at this position is queried for a free page, see Algorithm 5. In case of failure, the current thread advances in the queue to the next chunk and repeats the query until successful. Once all pages on a chunk have been allocated, it can be removed from the queue (line 18 in Algorithm 4). As multiple chunks may become empty simultaneously, the *front* index is advanced to the largest of these; the chunk is removed from the queue and the fill count is reduced. A re-enqueue (line 15 in Algorithm 4) is needed as a chunk may be emptied (which means one thread will dequeue it from the queue), but shortly after, threads free pages on it (which should result in this chunk being added again) without noticing the prior removal, see line 2 - 14 in Algorithm 5. In this case it might fall to one allocating thread to re-enqueue the chunk.

Deallocation usually only signals the arrival of a new page and sets the corresponding bit in the chunk's bit-mask. The first deallocation on a chunk adds the chunk to the queue (line 28 in Algorithm 4). The last deallocation on a chunk (line 30 in Algorithm 4) tries to reduce the semaphore value by a full chunk capacity. If successful, it flashes the bit mask of the chunk using *atomicCAS* operations. If this succeeds as well, the chunk is removed from the queue and can be reused as any chunk type. Due to the deletion marker, the queue location is simply skipped during allocation. The clear focus of this queue type is memory efficiency, as it requires less queue storage on average. Comparing performance to the *pagebased* variant, the two-stage approach will typically perform worse, as the current front will not be advanced as fast (line 19 in Algorithm 4) given a high number of concurrent threads, leading to queue traversal.

#### 4.3 Supporting different allocation sizes

Each queue described so far is built to handle pages with the same size. For each page size, a queue must be instantiated in memory. Furthermore, the queue capacities may have to be large to hold the desired number of re-usable items: Consider the example of a dynamic graph where one million vertices require reallocation. All freed pages might end up in one queue and all allocated come from another single queue, meaning all queues require the capacity of one million.

# 5 VIRTUALIZED QUEUES FOR MEMORY MANAGEMENT

The aforementioned queues potentially suffer from large memory overhead. To support a multitude of different page sizes in systems with significant reuse, the memory overhead can become prohibitive. We introduce two variants of our queue-based memory management system, which reduce these overheads by virtualizing the base queue and thereby only keep the currently required queue size allocated in memory. Queue data itself is stored on *QueueChunks*, allocated directly from the memory manager. Once all elements on a specific *QueueChunk* are freed, *i.e.*, dequeued, it is placed in a chunk reuse queue to be reused later, potentially as a different chunk type, further reducing potential fragmentation. This reduces the overall memory requirements drastically compared to the statically sized queues, greatly improving the suitability of this system to even large use-cases like dynamic graph management.

#### 5.1 Virtualized Array-Hierarchy Queue (VAQ)

A VAQ replaces statically allocated queues by a much smaller chunk pointer queue (Figure 2, middle). Entries of the virtual queue are stored on *QueueChunks*, referenced in the chunk pointer queue. A chunk size of 8 KiB reduces the static size to 1/2048 of the original queue. Each thread still determines queue positions using atomics on the *front* and *back* pointer. However, these positions are *virtual* positions in the queue. The *QueueChunk*, which holds the real position, is determined by dividing the virtual position by the number of items per *QueueChunk* modulo the chunk queue size.

The thread assigned to position 0 on a *QueueChunk* preemptively allocates a new *QueueChunk* from the memory manager, initializes it and places it in the next slot of the chunk pointer queue—we also place one chunk during initialization. The placement during enqueue is carried out before accessing the queue element at position 0 to reduce waiting time for other threads that want to access that chunk. Since the top-level chunk pointer array is always present, different allocating threads don't have to wait for their own chunk

ICS '20, June 29- July 02, 2020, Barcelona, Spain



Figure 2: Overview of all three queue variants. Left: Standard variant storing either page indices directly or indices of chunks with free pages. Middle: Virtualized variant retaining a base array of chunk pointers, only current allocation state is kept in memory. Right: Virtualized variant with just pointers to beginning and end of queue, chunks are linked with next pointer.

to exist before they can allocate a new *QueueChunk*. Interleaving allocations like this further reduces the waiting time for other threads. While threads are waiting for a *QueueChunk*, *i.e.*, if the chunk pointer is a *deletion marker*, they back-off with a progressively larger timeout value for each failed check. Once the correct *QueueChunk* has been located, the low-level enqueue and dequeue operations follow the same principle as detailed in Algorithm 1.

Each *QueueChunk* has two counters to determine the current filllevel (*countA* and *countB* in Figure 2), which are stored in a single variable to allow for simultaneous atomic manipulation. After an *enqueue*, both counters are incremented; a *dequeue* decrements *countB*. If a *QueueChunk* has been fully used and emptied, *countA* = #spots and *countB* = 0. Such a *QueueChunk* is returned to the memory manager. The major difference to the previous approaches is the top-level *QueueChunk* management. While this leads to one indirection and waiting overhead depending on the queue access pressure, the *VAQ* greatly reduces static storage requirements.

#### 5.2 Virtualized Linked-Chunk Queue (VLQ)

The VLQ (Figure 2, right) replaces the chunk pointer queue of VAQ with a *linked chunk pointer queue*, reducing the static storage requirements to just three pointers (*front, back* and *old*). Removing the static queue also removes the size limit, as queues can grow arbitrarily large and shrink to virtually nothing. Similar to the VAQ, threads determine their virtual enqueue and dequeue position atomically but now start traversal at either *front* or *back*. Each *QueueChunk* stores the *virtual\_position* of its first slot, such that threads can locate their *QueueChunks* and stop traversal.

During *enqueue*, a thread reads the current *back* and uses the *virtual\_position* to determine if it is at the correct *QueueChunk* and if so, performs the *enqueue*. Otherwise, it traverses to the next *QueueChunk* and so on. If the next *QueueChunk* has not been placed in the list yet, it spins on the next pointer using exponential back-off. The thread with position 0 on a *QueueChunk* again preemptively allocates the next chunk. Note that we allocate multiple *QueueChunks* in parallel before they are placed, as threads can determine whether they are assigned to a first slot on a chunk from *virtual\_position*.

Only the placement itself, *i.e.*, setting the next pointer on the previous *QueueChunk*, is inherently serial.

Algorithm 6: Move front/back pointer along					
1 F	unction Chunk::setPointer(ptr)				
2	$chunk \leftarrow this$				
3	<pre>while atomicCAS(ptr, chunk, chunk.next) = chunk do</pre>				
4	if chunk.next.countA = #spots then				
5	$chunk \leftarrow chunk.next$				

If *countA* = #*spots* after an enqueue, *all* enqueues on this chunk have been finished and the *back* pointer can be moved using Algorithm 6. Due to the potentially high pressure on the queue, threads are not guaranteed to see their chunks being full in the correct list order. Hence, only the thread that fills up the *QueueChunk* to which *back* currently points, moves it along the list to the first non-full chunk. After a successful swap, the thread continues with the next chunk as it may have filled up earlier (and the *atomicCAS* of another has failed).

A *dequeue* operation starts from *front*. The low-level dequeue is performed as in the *VAQ*; after a successful dequeue, *countB* is decremented. If *countA* = #*spots* and *countB* = 0, all enqueue/dequeue operations on a chunk are completed and the front pointer is moved, as in Algorithm 6. Additionally, we count the successful moves.

Moving the *front* pointer does not remove the corresponding *QueueChunks*. This is crucial, as threads may still be reading from this *QueueChunk* during traversal. While we could use hazard pointers [12], they would introduce a significant overhead. Instead, we delay the clean-up by introducing the *old* pointer, which lags behind the actual *front*. When moving *front*, we increment another variable, *old\_count*, and only if it passes a threshold *t*, *old* is also moved and the *QueueChunks* are submitted for reuse. Thus, we always leave a trail of  $\geq t$  chunks behind *front*. *t* is determined heuristically from the number of potentially concurrently-active threads, which is limited for a given GPU.

#### ICS '20, June 29- July 02, 2020, Barcelona, Spain

#### Martin Winter, Daniel Mlakar, Mathias Parger, and Markus Steinberger



Figure 3: Comparing allocation performance of *Ouroboros* with the native CUDA device allocator (Cuda), *ScatterAlloc* and *Halloc*. (S|VA|VL) denote standard, virtualized array-hierarchy and linked-chunk queues while (P|C) denote managing pages directly or chunks with free pages, resulting in six different variants of *Ouroboros*. Top Left: 10 000 allocations, Top Right: 100 000 allocations; allocation sizes from 16 B–8192 B. *Mixed* allocates all sizes in that range. Middle: Performance scaling for four allocation sizes, ranging from 1 Thread(s)–1 000 000 Thread(s) (except for 8192 B due to the limited manageable memory size). Bottom Left: Largest address range of returned pointers for 100 000 allocations of given size, Bottom Right: Performing concurrent allocations/deallocations (with 50 % overall growth), reporting maximum address range observed, run until out-of-memory failure with 2 GiB of manageable memory. Both fragmentation plots report the same maximum address range for all variants of *Ouroboros*.

#### **6** EVALUATION

All performance measurements were conducted on an NVIDIA TITAN V (12 GB V-RAM) and an Intel Core i7-7700 with 32 GB of RAM. The framework is CMake-based and runs both on Linux and Windows, all given results were captured on Linux with gcc 8.2.1 using NVIDIA CUDA 10.1.243.

We first evaluate allocation performance, comparing *Ouroboros* to the native device allocation functionality provided by CUDA, as well as Scatteralloc and Halloc (Section 6.1). Then, we present results of a real-world example (Section 6.2), integrating *Ouroboros* and *CUDA Allocator* into *faimGraph* [22], a dynamic graph framework, which performs allocation of fixed-size pages on the GPU. *Ouroboros* is initialized with a *queue capacity* of 2 000 000 elements and a *chunk size* of 8 KiB. This results in 10 different queues for

allocations in the range 16 B–8192 B. *Ouroboros* follows the standard memory manager interface using *malloc/free* to allocate or free memory on the device, as can be seen in Algorithm 7.

#### 6.1 Evaluation of allocation performance

To investigate allocation performance, we compare against the device allocation functionality provided by NVIDIA and also briefly highlight *ScatterAlloc* [19] as well as *Halloc* [1]. For all test scenarios, the frameworks were instantiated with 2 GiB of manageable memory.

*6.1.1* Allocation performance. We test two allocation counts (10 000 and 100 000 allocations) and allocation sizes from 16 B–8192 B and a *mixed* case with allocations from within that range. Performance results averaged over 100 runs are given in Figure 3.

Algorithm 7. Enu-to-enu usage example	Algorithm	7:	End-to-end	usage	exam	ple
---------------------------------------	-----------	----	------------	-------	------	-----

// Configure an instance

1 using MemoryManager = Ouroboros-OuroborosPages<Params...>, OuroborosChunks<Params...>, ...>

// GPU code

- 2 Function \_\_global\_\_ deviceKernel(MemoryManager mm)
- auto ptr = mm.malloc(size);
  - // Memory stays persistent over kernel launches
- 4 mm.free(ptr);

// CPU code

- 5 MemoryManager mm(SIZE);
- 6 deviceKernel<<<>>>(mm);

Interestingly, performance of the native CUDA allocator can be divided into three intervals: (1) allocations  $\leq 64B$ , the time per allocation is constant, indicating a padding to 64 B; (2) from 64 B–1024 B, the allocation time increases with size; (3) a 2048 B allocation is approximately 110–160× faster than a 1024 B allocation, followed again by an increase in time. Unfortunately, NVIDIA does not provide any information about the internals of their allocator. Thus, one can only speculate about the cause of this behavior. *CUDA Allocator* is seemingly not directly re-using freed pages, as there is no difference between the first and any following allocation after freeing the previously allocated memory.

Contrary, *Ouroboros* profits from memory reuse and shows performance increases when allocating from a (partially) filled queue. Comparing our page-based approaches to the *CUDA Allocator*, performance is on average 163× better for 10 000 allocations and 274× better for 100 000 allocations. Comparing our chunk-based approaches to the *CUDA Allocator*, performance is on average 15× better for 10 000 allocations and 18× better for 100 000 allocations. Our *chunk-based* methods perform better up to the split at 1024 B and only fall behind for larger sizes. Our *page-based* methods always significantly outperform *CUDA Allocator*. Note that our virtualized methods show little variance compared to their fixed-size arraybased counterparts, indicating the effectiveness of our virtualization strategies.

We also tried to evaluate *Halloc* and *ScatterAlloc*, but both experience issues on newer hardware. To gather results we explicitly enforced warp-synchronous behavior for both. Furthermore, *Halloc* fails on some allocation sizes tested (and even for those that work, allocating different sizes during one kernel call also fails). In light of these caveats, a comparison to *Halloc* results in a performance ratio ( $t_{halloc}/t_{ouroboros}$  for the completed cases), which is on average 1.68× (page-based) and 0.15× (chunk-based) for 10 000 allocations and 1.74× (page-based) and 0.16× (chunk-based) for 100 000 allocations.

Compared to *ScatterAlloc*, the performance ratio is on average  $4.33 \times$  (page-based) and  $0.30 \times$  (chunk-based) for 10 000 allocations and  $12.5 \times$  (page-based) and  $1.12 \times$  (chunk-based) for 100 000 allocations. These good results for *Ouroboros* are surprising, as its focus is on reducing the memory footprint and fragmentation, while those allocators trade fragmentation for allocation speed.

*6.1.2 Performance scaling.* To evaluate performance scaling over the number of calling threads, we test four representative allocation sizes (32 B, 128 B, 1024 B and 8192 B), as can be seen in Figure 3. The *CUDA Allocator* performs consistently worse than all other competitors up to 1024 B, overall showing a consistent decrease in allocation performance over the number of threads with all tested allocation sizes. After 1024 B, as already detailed in Section 6.1.1, the performance resets to a similar level as with 32 B.

*Halloc* performs well for 32 B, but already at 128 B we see the larger thread counts fail, which is exacerbated at 1024 B. At 8192 B it internally relays allocation calls to the *CUDA Allocator*.

*ScatterAlloc* performs well for the first two testcases, but starts to slow down for the larger allocation sizes and becomes even slower than the *CUDA Allocator* for the largest tested size.

Our chunk-based methods perform better than the *CUDA Allocator* up until 1024 B, where they then fall in line with *ScatterAlloc*. Our page-based methods perform well for all four tested allocation sizes, being on-par with *Halloc* and *ScatterAlloc* for the first two sizes while gaining the performance edge for 1024 B and greatly outperforming all other for 8192 B.

*6.1.3 Fragmentation.* To test memory efficiency, the first testcase continuously allocates 16 B elements until out-of-memory. *Ouroboros* manages to utilize 98.35 % of the given memory, *ScatterAlloc* comes second with 87.1 %, followed by *Halloc* with 84.5 % and the *CUDA Allocator* with just 17.2 %—indicating that *CUDA Allocator* has some internal limitations on either the number of allocations or allocations of small size.

Figure 3 shows two further fragmentation tests. The testcase on the bottom left evaluates the maximum address range returned by the allocator for 100 000 allocations of the given size. The *CUDA Allocator* reveals an interesting pattern; the returned address are always nearly exactly the allocated amount of memory apart. *ScatterAlloc* starts with a large range but holds this until it finally increases for larger allocations sizes, while *Halloc* has a significant increase after 32 B. Note that *Halloc* was configured to only do one allocation per warp to complete the testcase. *Ouroboros* stays very close to the actual allocation size, which is especially important if one wants to use parts of the entire memory for other data, *e.g.*, to store dynamic vertices in a dynamic graph framework.

The testcase on the bottom right performs concurrent allocations/deallocations of 16 B (freeing just 50 % of the allocations each iteration, resulting in a 50 % growth), tracking the maximum address range until out-of-memory. This once again highlights the efficiency of *Ouroboros*, outlasting *ScatterAlloc* by about 200 iterations and *Halloc* by about 300 iterations. Interestingly, the *CUDA Allocator* slows down with each iteration, to about 7 s before failure. *ScatterAlloc* maintains performance except for the last iterations, while *Ouroboros* and *Halloc* maintain performance throughout.

#### 6.2 Evaluation of dynamic graph scenario

To evaluate the performance in a real-world scenario, we adapted *faimGraph* to use *Ouroboros* and also the *CUDA Allocator* to handle dynamic adjacency data. We will call the version using *Ouroboros OuroGraph* and the version using the *CUDA Allocator CudaAlloc-Graph*. Using these allocators, adjacency data is stored on contiguous memory pages, compared to the linked-list of pages used in

ICS '20, June 29- July 02, 2020, Barcelona, Spain

Name	vertices	edges	adj. mean	adj. std. dev.	adj. max
luxembourg_osm	114599	239332	2.08	0.41	6
coAuthorsCiteseer	227320	1628268	7.16	10.63	1372
coAuthorsDBLP	229067	1955352	6.54	9.82	336
ldoor	952203	46522475	48.86	11.95	77
audikw_1	943695	77651847	82.28	42.45	345
delaunay_n20	1048576	6291372	6.0	1.34	23
rgg_n_2_20_s0	1048576	13783240	13.14	3.63	36
hugetric-00000	5824554	17467046	3.0	0.03	3
delaunay_n23	8388608	50331568	6.0	1.34	28
germany_osm	11548845	24738362	2.14	0.53	13
nlpkkt120	3542400	96845792	27.34	3.09	28
nlpkkt200	16240000	448225632	27.6	2.42	28
nlpkkt240	27993600	774472352	27.66	2.22	28
europe_osm	50912018	108109320	2.12	0.48	13

Table 1: Graph data set used for dynamic graph performanceevaluation, taken from the 10th DIMACS Graph Implementation Challenge [2].

*faimGraph*. This speeds up the adjacency access and manipulation significantly and further simplifies the framework interface. The rest of the *faimGraph* framework remains unchanged. We omitted other frameworks due to prior mentioned issues. With this setup, we can also compare to other graph framework, like *aimGraph* [23], *cuSTINGER* [7], *Hornet* [3] and *GPMA* [16]. *faimGraph* has its queue initialized to 2 000 000 elements and uses 64 B pages. The algorithms were only modified to account for different adjacency traversals. The used graph data set is listed in Table 1.

6.2.1 Initialization. faimGraph and OuroGraph are initialized similarly: both first determine memory requirements in parallel and then efficiently write adjacencies. For CudaAllocGraph, the initialization cannot be sped up similarly as no knowledge about the data layout and underlying structures is available, which forces us to rely on a separate call to malloc() for each adjacency. The main difference in the initialization between OuroGraph and faimGraph is that OuroGraph flashes the complete memory with deletion markers first, such that all chunks can also be used as QueueChunks without prior initialization. faimGraph, on the other hand, has to perform extra traversal and linkage of pages during the setup. These differences in the initialization are directly reflected in performance as shown in Figure 4.

Both, *faimGraph* and *OuroGraph*, outperform *CudaAllocGraph* by an average of 1785×. For smaller and sparser graphs, *faimGraph* has the performance edge, as little to no page traversal is needed and it does not flash the complete memory as *OuroGraph* does. For denser and/or larger graphs, the difference shrinks or even reverses, as the included overhead of *OuroGraph* gets amortized by its more efficient memory access patterns. Concerning the memory

Martin Winter, Daniel Mlakar, Mathias Parger, and Markus Steinberger

footprint, it is clearly visible that both *virtualized* variants outperform standard *OuroGraph* and *faimGraph* in all cases, reducing the memory footprint on average by 23–32× compared to *faim-Graph*. For smaller graphs, *faimGraph* has a small edge over the non-virtualized *OuroGraph*, but for larger (and especially sparser) graphs, standard *OuroGraph* also clearly outperforms *faimGraph*. The difference is largest for *europe*, a large graph with more than 50 million vertices, but a low adjacency degree. This increases the memory usage of *faimGraph* as the 64 B pages are too large for this graph, leaving a large portion of each page unused. *OuroGraph* packs each adjacency into nearly contiguous memory, as a fitting page size can be chosen for each.

6.2.2 Edge Updates. We perform edge updates with a batch size of 100 000 and (1) randomized source as well as (2) with higher update pressure by fixing the source to a range of 1000 vertices, denoted random and pressure in Figure 4 respectively. Note that faimGraph does not have to alter its initial adjacency data in the insertion case (pages are appended at the back) and remaining data in the deletion case (pages are just freed up at the back, remaining pages stay). CudaAllocGraph and OuroGraph on the other hand copy complete adjacencies if the update results in a larger or smaller size compared to their current page size. This could be remedied by allowing some overallocation on the existing allocations. Nevertheless, OuroGraph offers simplified and more efficient edge update procedures.

The comparison in Figure 4 shows the clear advantage in allocation performance of *OuroGraph* over *CudaAllocGraph*. A comparison to *faimGraph* necessitates different angles of interpretation, as updating a graph is multifaceted and allocation performance is only one important factor. For smaller and sparse graphs, we observe the *page-based* variants of *OuroGraph* outperform *faim-Graph*. This is due to less frequent adjacency copies and/or moving smaller amounts of data for *OuroGraph*. Denser and larger graphs reverse this trend when the cost of copying individual adjacencies outweighs the more elaborate traversal of *faimGraph*. *Chunk-based* variants of *OuroGraph* show less favorable performance compared to *faimGraph*, as (randomized) updates cause lots of chunks with just few pages to be enqueued. *CudaAllocGraph* performs worst in all cases, being orders of magnitude slower for larger graphs.

6.2.3 Algorithms. We also evaluate algorithmic performance of OuroGraph and faimGraph using PageRank and Static Triangle Counting (STC). Presenting an algorithm with contiguous memory instead of partially-contiguous, linked memory (faimGraph) opens up performance potential. Furthermore, as OuroGraph eliminates the need for traversals, thread divergence and extra memory accesses are reduced. Lastly, as OuroGraph resembles more popular data structures like Compressed-Sparse-Rows (CSR), it is convenient to port efficient algorithm implementations without the need to convert the adjacency traversal to a proprietary structure.

PageRank. Performance comparison using PageRank (Figure 4) clearly brings forward the benefits of *OuroGraph*—without thread divergence and page traversal, the GPU can get perfect memory access on adjacencies. Throughout the test set, performance benefits of *OuroGraph* are between 6 %–100 % (50 % on average) with the contiguous adjacencies compared to the linked pages of *faimGraph*.

ICS '20, June 29- July 02, 2020, Barcelona, Spain



Figure 4: Dynamic graph performance for *OuroGraph* variants (S|VA|VL denote standard, virtualized array-based and virtualized linked-list based methods, P|C define if page or chunk indices were stored), *faimGraph* and *CudaAllocGraph*. Top Left: Initialization performance for given graphs in ms, Top Right: Memory footprint after initialization in MB, Middle: Two test-cases, updating 100 000 edges with randomized source (second from the top) and 100 000 edges with source focused on a range of 1000 (third from the top), insertion performance on the right and deletion performance on the left. Bottom Left: Algorithm performance for STC.

*STC.* With *STC* we see the same trajectory. *OuroGraph* can significantly reduce the amount of excess memory accesses and improve code efficiency. Furthermore, we can balance the number of workers per adjacency with greater freedom, as this is not constrained by the page size. Compared to *PageRank*, which allows for a comparatively simple setup, we can significantly reduce the

register usage between *faimGraph* and *OuroGraph*, as the algorithm can work with indices alone and does not require larger iterators. The performance difference is again significant, see Figure 4. On average, performance is 80 % higher (ranging from 3 %–200 %) comparing *OuroGraph* to *faimGraph*. When starting whole warps per adjacency, we can more efficiently read in adjacency data and use

Martin Winter, Daniel Mlakar, Mathias Parger, and Markus Steinberger

*shuffle instructions* to communicate, regardless of adjacency size. This is limited in *faimGraph*—due to the fixed page size. Overall, *faimGraph* is a better option, only if update performance for large graphs is more important than algorithmic performance. *CudaAlloc-Graph* falls short on update performance in all cases. *OuroGraph* is close to *faimGraph*'s update performance, but significantly reduces memory requirements and boosts algorithmic performance.

# 7 CONCLUSION & FUTURE WORK

Dynamic memory allocation on GPUs is a long standing and much researched topic. *Ouroboros* introduces a novel approach for memory reuse based on *array-based queues*, improving upon the strengths of previous approaches. By expanding the data structures to allow for bulk allocation and virtualizing its base structure, we achieve efficient memory reuse and high allocation performance. By only keeping the current allocation state in memory, *Ouroboros*'s advanced *queueing* structures significantly trim down the memory overhead that comes with queue-based memory management.

We propose six configurations of *Ouroboros*, each managing pages, allocated from larger chunks of memory. The base queue operates either on pages directly or on chunks holding pages, trading allocation speed for memory overhead. They can be realized fully in memory, virtualizing the queue by storing queues on chunks of memory using a small pointer array or just keeping pointers to the beginning and end of the queue. Each virtualization step reduces the inherent memory overhead at the cost of a slight decline in performance. Allocation performance compared to the native CUDA allocator shows a speed-up of 118× on average. Incorporating *Ouroboros* into *faimGraph* shows improved initialization times, memory footprint and algorithmic run-times on PageRank and STC and shows promising results for edge updates as well.

In the future, we consider investigating queue compaction techniques, such that our *page-based* queues can profit from chunk reuse, independent of the prior chunk type. Additionally, we will add group-based allocation, such that groups of threads (warps, blocks or arbitrary size) can allocate pages efficiently together without the need for separate allocations.

Overall, our evaluation suggests that *Ouroboros* not only shows great performance over the full allocation range, but can also, due to its per-thread allocation model, serve as a drop-in replacement for currently used device memory allocators. By making *Ouroboros* and its future derivatives open source, we hope to inspire further work on dynamic memory management on GPUs and thereby shape the future of parallel algorithms.

## ACKNOWLEDGMENT

This research was supported by the German Research Foundation (DFG) grant STE 2565/1-1 and the Austrian Science Fund (FWF) grant I 3007.

#### REFERENCES

- Andrew V Adinetz and Dirk Pleiter. 2014. Halloc: a high-throughput dynamic memory allocator for GPGPU architectures. In GPU Technology Conference (GTC), Vol. 152.
- [2] D. A. Bader, A. Kappes, H. Meyerhenke, P. Sanders, C. Schulz, and D. Wagner. 2014. Benchmarking for Graph Clustering and Partitioning. In *Encyclopedia of Social Network Analysis and Mining*. AMS, Atlanta, Georgia, USA, 73–82.

- [3] F. Busato, O. Green, N. Bombieri, and D. A. Bader. 2018. Hornet: An Efficient Data Structure for Dynamic Sparse Graphs and Matrices on GPUs. In 2018 IEEE High Performance extreme Computing Conference (HPEC). IEEE, Waltham, Massachusetts, USA, 1–7.
- [4] Chien-Hua Shann, Ting-Lu Huang, and Cheng Chen. 2000. A practical nonblocking queue algorithm using compare-and-swap. In Proceedings Seventh International Conference on Parallel and Distributed Systems (Cat. No.PR00568). IEEE, Iwate, Japan, Japan, 470–475. https://doi.org/10.1109/ICPADS.2000.857731
- [5] Isaac Gelado and Michael Garland. 2019. Throughput-oriented GPU Memory Allocation. In Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming (PPOPP '19). ACM, New York, NY, USA, 27-37. https: //doi.org/10.1145/3293883.3295727
- [6] Allan Gottlieb, Boris D. Lubachevsky, and Larry Rudolph. 1983. Basic Techniques for the Efficient Coordination of Very Large Numbers of Cooperating Sequential Processors. ACM Trans. Program. Lang. Syst. 5, 2 (April 1983), 164–189. https: //doi.org/10.1145/69624.357206
- [7] O. Green and D. Bader. 2016. cuSTINGER: Supporting dynamic graph algorithms for GPUs. In 2016 IEEE High Performance Extreme Computing Conference (HPEC '16). Georgia Institute of Technology, IEEE, Waltham, Massachusetts, USA.
- [8] Khronos Group. 2017. OpenCL The open standard for parallel programming of heterogeneous systems. https://www.khronos.org/opencl/. (2017). [Online; accessed 21-May-2017].
- [9] Moshe Hoffman, Ori Shalev, and Nir Shavit. 2007. The Baskets Queue. In Principles of Distributed Systems. Springer Berlin Heidelberg, Berlin, Heidelberg, 401–414.
- [10] X. Huang, C. I. Rodrigues, S. Jones, I. Buck, and W. Hwu. 2010. XMalloc: A Scalable Lock-free Dynamic Memory Allocator for Many-core Machines. In 2010 10th IEEE International Conference on Computer and Information Technology. IEEE, Bradford, UK, 1134–1139. https://doi.org/10.1109/CIT.2010.206
- [11] Bernhard Kerbl, Michael Kenzel, Joerg H. Mueller, Dieter Schmalstieg, and Markus Steinberger. 2018. The Broker Queue: A Fast, Linearizable FIFO Queue for Fine-Granular Work Distribution on the GPU. In Proceedings of the 2018 International Conference on Supercomputing (ICS '18). ACM, New York, NY, USA, 76–85. https: //doi.org/10.1145/3205289.3205291
- [12] M. M. Michael. 2004. Hazard pointers: safe memory reclamation for lock-free objects. *IEEE Transactions on Parallel and Distributed Systems* 15, 6 (June 2004), 491–504. https://doi.org/10.1109/TPDS.2004.8
- [13] Maged M. Michael and Michael L. Scott. 1996. Simple, Fast, and Practical Nonblocking and Blocking Concurrent Queue Algorithms. In Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing (PODC '96). ACM, New York, NY, USA, 267–275. https://doi.org/10.1145/248052.248106
- [14] NVIDIA. 2017. NVIDIA CUDA Programming Guide. http://docs.nvidia.com/ cuda/cuda-c-programming-guide/. (2017). [Online; accessed 01-May-2017].
- [15] Thomas R.W. Scogland and Wu-chun Feng. 2015. Design and Evaluation of Scalable Concurrent Queues for Many-Core Architectures. In Proceedings of the 6th ACM/SPEC International Conference on Performance Engineering (ICPE '15). ACM, New York, NY, USA, 63–74. https://doi.org/10.1145/2668930.2688048
- [16] Mo Sha, Yuchen Li, Bingsheng He, and Kian-Lee Tan. 2017. Accelerating Dynamic Graph Analytics on GPUs. Proc. VLDB Endow. 11, 1 (Sept. 2017), 107âĂŞ120. https://doi.org/10.14778/3151113.3151122
- [17] Markus Steinberger, Bernhard Kainz, Bernhard Kerbl, Stefan Hauswiesner, Michael Kenzel, and Dieter Schmalstieg. 2012. Softshell: Dynamic Scheduling on GPUs. ACM Trans. Graph. 31, 6, Article 161 (Nov. 2012), 11 pages. https://doi.org/10.1145/2366145.2366180
- [18] Markus Steinberger, Michael Kenzel, Pedro Boechat, Bernhard Kerbl, Mark Dokter, and Dieter Schmalstieg. 2014. Whippletree: Task-based Scheduling of Dynamic Workloads on the GPU. ACM Trans. Graph. 33, 6, Article 228 (Nov. 2014), 11 pages. https://doi.org/10.1145/2661229.2661250
- [19] Markus Steinberger, Michael Kenzel, Bernhard Kainz, and Dieter Schmalstieg. 2012. ScatterAlloc: Massively parallel dynamic memory allocation for the GPU. In *Innovative Parallel Computing (InPar), 2012.* IEEE, San Jose, CA, USA, 1–10. https://doi.org/10.1109/InPar.2012.6339604
- [20] M. Vinkler and V. Havran. 2015. Register Efficient Dynamic Memory Allocator for GPUs. Computer Graphics Forum 34, 8 (2015), 143–154. https://doi.org/10. 1111/cgf.12666 arXiv:https://onlinelibrary.wiley.com/doi/pdf/10.1111/cgf.12666
- [21] Sven Widmer, Dominik Wodniok, Nicolas Weber, and Michael Goesele. 2013. Fast Dynamic Memory Allocator for Massively Parallel Architectures. In Proceedings of the 6th Workshop on General Purpose Processor Using Graphics Processing Units (GPGPU-6). 120–126. https://doi.org/10.1145/2458523.2458535
- [22] Martin Winter, Daniel Mlakar, Rhaleb Zayer, Hans-Peter Seidel, and Markus Steinberger. 2018. FaimGraph: High Performance Management of Fully-Dynamic Graphs under Tight Memory Constraints on the GPU. In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC aAZ18). IEEE Press, Dallas, Texas, USA, Article Article 60.
- [23] M. Winter, R. Zayer, and M. Steinberger. 2017. Autonomous, independent management of dynamic graphs on GPUs. In 2017 IEEE High Performance Extreme Computing Conference (HPEC'17). University of Technology, Graz, IEEE, Waltham, Massachusetts, USA, 1–7.